



Name : .....

Roll No. : .....

Invigilator's Signature : .....

**CS / M.TECH / ECE(VLSI) / SEM-2 / MVLSI-205B / 2012**

**2012**

**LOW POWER VLSI DESIGN**

Time Allotted : 3 Hours

Full Marks : 70

*The figures in the margin indicate full marks.*

*Candidates are required to give their answers in their own words  
as far as practicable.*

**GROUP – A**

**( Multiple Choice Type Questions )**

1. Choose the correct alternatives for the following :

$$10 \times 1 = 10$$

(i) The minimum number of MOS transistors are required to design a 2 : 1 MUX is

- |       |        |
|-------|--------|
| a) 20 | b) 14  |
| c) 6  | d) 4 . |

(ii) The output switching activity of a static and uniformly distributed two inputs AND gate is

- |                  |                   |
|------------------|-------------------|
| a) $\frac{3}{4}$ | b) $\frac{3}{16}$ |
| c) $\frac{1}{4}$ | d) 1 .            |

- 30034(M-TECH)



- (ix) Advantage of dynamic RAM over static RAM is that
- Needs lesser area
  - Lesser power dissipation
  - Lesser access time
  - Both (a) and (b).
- (x) Delay of a CMOS circuit varies with supply voltages as
- Increases with supply voltage
  - Decreases with supply voltage
  - Independent of supply voltage
  - None of these.

#### GROUP – B

##### ( Short Answer Type Questions )

Answer any *three* of the following.  $3 \times 5 = 15$

- What do you mean by glitch ? How power dissipation due to glitch can be reduced ?  $1 + 4$
- What is entropy ? Explain the method of power estimation using entropy.  $1 + 4$
- Explain how voltage scaling helps to reduce power dissipation in a CMOS integrated circuit.
- Describe low power VLSI design techniques at algorithmic level.
- Explain the effect of pin ordering to reduce power dissipation.

#### GROUP – C

##### ( Long Answer Type Questions )

Answer any *three* of the following.  $3 \times 15 = 45$

- Why low power VLSI design is important ?  $3$
  - Write the expression and degrees of freedom for switching power dissipation in a CMOS VLSI circuit.  $4$
  - Explain how pipelined and parallel architecture help to reduce power dissipation in low power VLSI design.  $8$



8. a) Using schematic cross section, explain the leakage power dissipation of a CMOS inverter. 5
- b) How multi-threshold CMOS circuits help to reduce sub-threshold leakage current ? 4
- c) Explain the different power reduction techniques at physical design level. 6
9. a) What do you mean by switching activity ? 2
- b) How switching activity can be reduced in a CMOS circuit ? 6
- c) Consider a two inputs NOR gate with  $P_a$  and  $P_b$  are the mutually independent signal probabilities of the inputs  $A$  and  $B$  to be at "1". Compute the switching activity of the NOR gate. 3
- d) Show that the output transition probability of a multi inputs XOR gate is independent of number of inputs. 4
10. a) Explain three major sources of power consumption in a memory chip. 3
- b) What is SRAM? Describe the read and write operations of a SRAM. 1 + 6
- c) Write the different techniques to reduce power dissipation in a SRAM. 5
11. Write short notes on any *two* of the following :  $2 \times 7 \frac{1}{2}$ 
  - a) Power reduction in clock networks
  - b) Pre-computation logic for power reduction
  - c) Adiabatic Logic Circuits
  - d) Variable Threshold CMOS Circuits.

---