



[illegible]

**37003 ( 06 / 07 )**



**DO NOT WRITE ON THIS PAGE**



**CS/M.Tech(VLSI & MCS)/SEM-2/MVM-201/09**  
**ARCHITECTURAL DESIGN OF VLSI SYSTEM**  
**SEMESTER - 2**



Time : 3 Hours ]

[ Full Marks : 70

*The figures in the margin indicate full marks.*

*Candidates are required to give their answers in their own words as far as practicable.*

Answer Question 1 and any *four* from the rest.

5 × 14 = 70

1. Answer any *seven* of the following :

7 × 2

- a) What do you mean by a tristate logic device ?
- b) What do you mean by clock-skew ?
- c) What do you mean by floating gate devices ?
- d) What are the limitations of a cross bar switch ?
- e) What is a PAL ?
- f) What is an anti-fuse switch ?
- g) What do you mean by dynamic power dissipation of logic circuits ?
- h) State any two key features of VLIW architecture.
- i) What is a multi-computer architecture ?

2. a) Discuss in brief on the activities done in different phases of VLSI design flow.

b) What do you mean by balanced tree based design of logic circuits ? What is a Glitch ? State any technique for its reduction.

8 + 6


3. a) Construct an optimized architectural design for the following algorithm :

prod : = 1 ;

for ( i=1 to N )

{ prod:= prod \* i;

}



b) Discuss with a given example the use of Binary Decision Diagram for the storage and evaluation of a given Boolean Logic Expression.

c) State why NAND and NOR are preferred in CMOS based logic circuits in comparison to AND, OR logic.

6 + 5 + 3



4. a) Compare the features of RISC and CISC processor architecture. What do you mean by window registers and state how they are utilized in processes that are sharing data.

b) Discuss on the following operation in context to vector processors :

i) Vector load

ii) Vector store

iii) Scatter

iv) Gather.

6 + 8

5. a) Show that the efficiency of a pipelined processor is better than a non-pipelined one. What is non-linear pipeline ? State the critical factor related to these types of pipeline.

b) Draw the pipeline structure for the given time-stage diagram, also mention the whether there is any chance of collision for the given pipeline or not.

	1	2	3	4	5	6
S1	x					x
S2		≈		x		
S3			x			
S4				x	x	

7 + 7

6. a) State any one cache coherence protocol in context to multiprocessor architecture.

b) Discuss in brief on the major component of an FPGA chip.

4 + 10

7. Write short notes on :

7 + 7

a) Data Flow Architecture

b) UMA and NUMA architectures.

END