
## CS/M.Tech (VLSI & MCS)/SEM-2/MVM-201/09 ARCHITECTURAL DESIGN OF VLSI SYSTEM ( SEMESTER - 2 )

										LONG	EMPTION S	MONE DEMNORORY	7		
												9.N /	3		e e
1.									-			3/	7		
	Signat	ture of Invigi	lator						L	100	* 1 V il amondo	. 24 1 100	لحلة		
2.	Signature o	of the Officer-ii	-	g. No.	,										
		R C	oll No. of the andidate												
	ARCI		CS/M.Tech (CERING & MAURAL DES	NAGI	EME	NT E	XAM	INA	TIO	NS,	JULY			 R <i>-</i> 2	2)
Tim	ie: 3 Ho	urs ]											[ Fu	ll Mai	rks : 70
INS	TRUCTI	ONS TO 1	THE CANDIDA	TES	:										
1.		This Booklet is a Question-cum-Answer Booklet. The Booklet consists of <b>32 pages</b> . The questions of this concerned subject commence from Page No. 3.													
2.	You ha paper.	You have to answer the questions in the space provided marked 'Answer Sheet'. Write on both sides of the paper.													
3.	Fill in	Fill in your Roll No. in the box provided as in your Admit Card before answering the questions.													
4.	Read th	Read the instructions given inside carefully before answering.													
5.	You she	You should not forget to write the corresponding question numbers while answering.													
6.	render	Do not write your name or put any special mark in the booklet that may disclose your identity, which will render you liable to disqualification. Any candidate found copying will be subject to Disciplinary Action under the relevant rules.													
7.	Use of	Mobile Pho	ne and Programı	mable	Calcu	ılator	is to	ally	prohi	ibited	l in th	e exa	mina	tion h	all.
8.	You should return the booklet to the invigilator at the end of the examination and should not take any page of this booklet with you outside the examination hall, <b>which will lead to disqualification</b> .														
9.	Rough	work, if nece	essary is to be do	ne in t	his bo	ooklet	only a	and c	ross i	t thro	ugh.				
		No additi	onal sheets are	to be	e use	d an	d no	loos	e pap	er w	ill be	prov	rided	l	
			FOR OFF			-		ATIO	ON C	NLY	7				
0.	uestion			N	Iarks	Obta	ained				To	tal		xamir	nor's
N	umber											rks		xamu Signat	
	Marks Stained														
		<u>                                     </u>											1		
Hea	ad-Exam	iner/Co-	Ordinator/Sc	rutin	eer										

37003 (06/07)







## CS/M.Tech (VLSI & MCS)/SEM-2/MVM-201/09 ARCHITECTURAL DESIGN OF VLSI SYSTEM

**SEMESTER - 2** 

Time : 3 Hours ] [ Full Marks : 70

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

Answer Question 1 and any four from the rest.

 $5 \times 14 = 70$ 

1. Answer any seven of the following :

 $7 \propto 2$ 

- a) What do you mean by a tristate logic device?
- b) What do you mean by clock-skew?
- c) What do you mean by floating gate devices?
- d) What are the limitations of a cross bar switch?
- e) What is a PAL?
- f) What is an anti-fuse switch?
- g) What do you mean by dynamic power dissipation of logic circuits?
- h) State any two key features of VLIW architecture.
- i) What is a multi-computer architecture?
- 2. a) Discuss in brief on the activities done in different phases of VLSI design flow.
  - b) What do you mean by balanced tree based design of logic circuits? What is a Glitch? State any technique for its reduction. 8 + 6
- 3. a) Construct an optimized architectural design for the following algorithm:

37003 ( 06/07 )



- Discuss with a given example the use of Binary Decision Diagram for the storage b) and evaluation of a given Boolean Logic Expression.
- State why NAND and NOR are preferred in CMOS based logic circuits in c) comparison to AND, OR logic. 6 + 5 + 3
- 4. a) Compare the features of RISC and CISC processor architecture. What do you mean by window registers and state how they are utilized in processes that are sharing data.
  - b) Discuss on the following operation in context to vector processors :
    - i) Vector load
    - Vector store ii)
    - iii) Scatter

Gather. 6 + 8iv)

- 5. Show that the efficiency of a pipelined processor is better than a non-pipelined a) one. What is non-linear pipeline? State the critical factor related to these types of pipeline.
  - b) Draw the pipeline structure for the given time-stage diagram, also mention the whether there is any chance of collision for the given pipeline or not.

	1	2	3	4	5	6
S1	×					×
S2		*		×		
S3			×			
S4				×	×	

7 + 7

- 6. State any one cache coherence protocol in context to multiprocessor architecture. a)
  - b) Discuss in brief on the major component of an FPGA chip.

4 + 10

7. Write short notes on: 7 + 7

- **Data Flow Architecture** a)
- b) UMA and NUMA architectures.

**END**