	Uiteah
Name:	
Roll No.:	To Opening Servicing and Excitons
Invigilator's Signature :	

CS/M.Tech(ECE-VLSI)/SEM-2/MVLSI-201/2013 2013 PROCESSOR ARCHITECTURE FOR VLSI

Time Allotted: 3 Hours Full Marks: 70

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

Answer question No. 1 and any four from the rest.

GROUP - A

1. Answer the following questions:

- $7 \times 2 = 14$
- a) If there is *n*-number of instructions and *k*-stage pipeline, then calculate the time required for a pipeline processing [consider as a time period of each clock pulse].
- b) What do you mean by array processor? Give an example.
- c) What do you mean by scalar processor and vector processor?

30376(M.Tech)

[Turn over

CS/M.Tech(ECE-VLSI)/SEM-2/MVLSI-201/2013

- d) What are the fetch, decode and execution stages used by a TMS C6000 series DSP processor?
- e) What are main architectural advantages of a DSP processor over General Purpose Processor?
- f) Describe the role of a Co-processor as a processor accelerator with example.
- g) What is the difference between ARM and Black finprocessor?

GROUP - B

Answer any four questions from the following.

 $4 \times 14 = 56$

- a) Explain different types of Hardwired Controlled technique.
 - b) Describe the steps of Microprogrammed Control. 5
- 3. a) Write the difference between RISC and CISC architecture.
 - b) Write down the salient features of a SHARC Architecture.

MUL R3. R4

what will be the horizontal and vertical micro instruction?

CS/M.Tech(ECE-VLSI)/SEM-2/MVLSI 201 Describe the different types of pipeline hazards their solution. Describe Flynn's Architectural classification schemes of a computer system. What are the architectural feature set of an ARM processor? A C-language assignment is given like that X = a + bhow ARM processor solves this problem? 5 Solve (-7)*3 using Booth's Multiplication Algorithm. 5 What are the advantages and disadvantages of multicore processors? 5 generic Describe the architecture of multi-core 4 processors. What are the salient features of coarse grained parallelism? 5 Briefly explain the architecture of a processor implementing hyper-threading technology with the help of block diagram. Explain pictorially how a hyper-threading processor

- executes multiple thereads distributed over multiple applications. 5
- What are the salient features of grained c) fine parallelism? 5
- 8. Explain two examples where a customizable data-plane can have performance benefits.

4.

5.

6

7.

a)

b)

a)

b)

c)

a)

b)

c)

a)

b)