## CS/M.TECH (CSE)/SEM-2/CS-1003/09 PARALLEL AND DISTRIBUTED ARCHITECTURES (SEMESTER - 2)

					-				@ 		o h			
1	•••••								~				7	
	Signature of Invigilator													
<b>2.</b> .	Reg Signature of the Officer-in-Charge	ı. No.												
	Roll No. of the Candidate													
	CS/M.TEC	 CH (C!	 SE)/S	EM	 -2.	 / CS	 8-1(	 003	 /09	 )				
	ENGINEERING & MA	•	•		-				-		<b>- 2</b> 0	09		
PA	ARALLEL AND DISTRIB	UTEI	) AR	CH	IT	EC	TU	JRI	es (	SI	CMI	EST	ER -	<b>2</b> )
Time	e: 3 Hours]											[ Full	Mark	s: 70
<i>INS</i> 1.	TRUCTIONS TO THE CANDIDA This Booklet is a Question-cu	m-Ans												
	<pre>page of the Booklet shows Inst subject commence from Page No</pre>		is to t	he (	Can	dida	ates	. Th	e <b>qu</b>	esti	ons	of thi	s con	cerned
2.	You have to answer the question sides of the paper.		ne spa	ce p	rovi	ded	ma	ırked	l 'An	swei	She	et'. W	rite o	n both
3.	Fill in your Roll No. in the box pr	ovided	as in v	our	Adı	mit	Car	d be	fore a	ansv	verin	g the	auest:	ions.
4.	Read the instructions given insid											8	1	
5.	You should not forget to write the	e corre	spondi	ng q	ues	tion	nu	mbe	rs w	hile	answ	ering		
6.	Do not write your name or put a which will render you liable to d Disciplinary Action under the rel	lisquali	ificatio											
7.	Use of Mobile Phone, Calculator	or Log	table i											
8.	You should return the booklet to take any page of this booklet disqualification.													
9.	Rough work, if necessary is to be	done i	in this	bool	klet	onl	y aı	nd cr	oss i	it thi	ougl	1.		
	No additional sheets are	to be	used a	and	no 1	loos	se p	aper	will	be :	prov	ided		
	FOR OFF	ICE U	SE / 1	EVA	LU	ATI	ON	ON	LY					

Marks Obtained


Guestion Number						Total Marks	Examiner's Signature
Marks Obtained							

Head-Examiner	/Co-Ordinator	/Scrutineer

44006 (02/07)









## CS/M.TECH (CSE)/SEM-2/CS-1003/09 PARALLEL AND DISTRIBUTED ARCHITECTURES SEMESTER - 2

Time: 3 Hours]

Full Marks: 70

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

		Answer any <i>five</i> questions. $5 \times 14 = 70$	0
1.	a)	What are the potential problems of a static pipeline? Name and explain then	n
		briefly.	3
	b)	Describe the branch prediction scheme with a clear block diagram.	8
	c)	How the pipeline performance can be improved by delayed branching?	3
2.	a)	Draw a 3-cube architecture. Label the nodes with address bits. Write down th	e
		addressing schemes for routing between nodes.	6
	b)	Write down the bitonic sort algorithm for cube-connected networks.	6
	c)	Why is the above algorithm called 'bitonic' ?	2
3.	a)	What do you mean by physical and logical interconnections? Draw 5 differen	ıt
		types of physically connected networks.	5
	b)	What do you mean by the following:	5
		i) Functionality	
		ii) Network latency	
		iii) Bandwidth	
		iv) Hardware complexity	
		v) Scalability	
		in relation to an interconnection network.	



	c)	Wha	t do you mean by node degree and network diameter of a network? Evalua	ite
		them	for a linear and a circular network having 8-processors.	4
4.	a)	Defin	ne the following performance measures for a parallel computing system :	4
		i)	Speedup	
		ii)	Efficiency	
		iii)	Throughput	
		iv)	Degree of parallelism.	
	b)	Wha	are the hardware and software bounds of parallel speedup?	2
	c)	Deriv	ve the relations between speedup and efficiency of a parallel system havi	ng
		n-pro	ocessors.	8
5.	a)	Wha	t is average parallelism? Derive an expression for the same.	4
	b)	A pa	rallel processor shows the following parallelism profile while executing	а
		certa	in software.	4

c) Derive an expression for asymptotic speedup considering infinite number of available processors.

Compute the average parallelism.



 $2 \times 7$ 

Describe the basic philosophy of a pipelined processor. 6. a) What are the differences between an instruction pipeline and an arithmetic b) pipeline? 2 Derive the logic of a Carry-Save-Adder and design a 4-stage pipeline to multiply c) two 8-ply integers. 8 7. What is cache memory? Why is it used in the memory hierarchy? Draw a clear a) diagram to show its position in the memory hierarchy. 3 Define direct, associative and set associative mappings. 3 b) c) A computer uses 24-bit address bus and 32-bit data bus. If the cache memory size is 64 Kbytes and the main memory consists of 4M blocks of 4 bytes each, design and explain a direct mapping system, for the above example. 8

a) Crossbar interconnection network

Write short notes on any two of the following:

- b) Multi-stage switching network
- c) Pipeline state transition.

**END** 

8.