












8. a) Write down the excitation table of JK and D flip-flop and derive the excitation equation for these two flip-flop.
- b) Draw logic diagram of the Master/Slave JK flip-flop. Why is it called so ?
- c) Design a combinational circuit using an  $8 \times 4$  ROM that accepts a 3-bit number and generates an output binary number equal to square of the input numbers.

( 3 + 3 ) + 3 + 6

9. a) Prove that a Multiplexer is a universally complete logic module.
- b) Design a Full-subtractor using two 4-to-1 MUXs and other suitable gates.
- c) What will happen to the following circuit if the select(s) of the 2-to-1 MUX is driven by a clock, the output Y of the MUX is connected to the  $I_0$  data input line and  $I_1$  data input line is connected to X where X may be 0 or 1.



3 + 8 + 4

10. Write short notes on any three of the following :

3 × 5 = 15

- a) PLD
- b) Even parity generator and checker
- c) EPROM
- d) CMOS Logic
- e) Johnson counter.

END