	Ulech
Name:	A
Roll No.:	A Annual VX sensings and Explored
Invigilator's Signature :	•••••

# CS/M.TECH(ECE-VLSI)/SEM-1/MVLSI-103/2011-12

### 2011

#### **DIGITAL IC DESIGN**

Time Allotted: 3 Hours Full Marks: 70

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

Answer Question No. 1 and any four from the rest.

 $5 \times 14 = 70$ 

a)	Using a single concurrent statement, generate	a
	symmetrical 1 MHz clock. Can it be synthesized?	2
b)	Write the description of a CMOS inverter entity INV wi	th
	a propagation delay of 10 ns.	1
c)	What are the steps performed inside a logic synthesiz	er
	for logic synthesis?	1
d)	Compare FPGA with CPLD.	2
e)	"Punch through is an extreme case of channel leng	th
	modulation." Justify.	2
f)	What are the advantages of SRAM over DRAM?	2
g)	What is technology mapping?	2
h)	Implement $f = \overline{a \cdot b + c}$ using Pseudo-NMOS logic.	1
i)	What are the constraints applied during log	gic
	synthesis?	1
	b) c) d) e) f) g)	<ul> <li>symmetrical 1 MHz clock. Can it be synthesized?</li> <li>b) Write the description of a CMOS inverter entity INV wi a propagation delay of 10 ns.</li> <li>c) What are the steps performed inside a logic synthesize for logic synthesis?</li> <li>d) Compare FPGA with CPLD.</li> <li>e) "Punch through is an extreme case of channel leng modulation." Justify.</li> <li>f) What are the advantages of SRAM over DRAM?</li> <li>g) What is technology mapping?</li> <li>h) Implement f = a.b+c using Pseudo-NMOS logic.</li> <li>i) What are the constraints applied during log</li> </ul>


40360 [ Turn over

#### CS/M.TECH(ECE-VLSI)/SEM-1/MVLSI-103/2011-12 What is hardware description language? Explain VHDL 2. a) Design architecture. What are the advantages and disadvantages of VHDL? b) 5 Write VHDL code for a positive edge triggered *D-FF* with c) an asynchronous reset input (rst). When rst = 1, the output must be turned low, regardless of clock. Otherwise the output must copy the input at the moment when clock changes from 0 to 1. 5 3. What is high-level synthesis and what is the need for a) high level synthesis? 1 + 2Explain data path synthesis and control synthesis. b) What is the difference between data path and controller? 2 + 2A digital circuit can be described at gate level, c) behavioural level and RTL level, but RTL level is the 3 preferred, why? d) Draw the data flow graph for the following basic blocks: $t_1 \leq a + b$ ; $t_0 \leq c \times t_1$ ; $t_3 \le d + t_2$ ; $t_4 \leq e \times t_3$ ; 4 4. Write the acronym for VHDL. What is parameterized a) blocks in VHDL? b) Explain typical VHDL design flow. 3 What do you understand by "PORT MAP"? 3 c) Write VHDL code to obtain a Full-Adder from two d)

40360 2

half-adder and an OR gate.

5



5. a) What is Binary Decision Diagram (BDD)? How ROBDD is obtained from BDD? Draw the ordered binary decision diagram for the function f = (a + b) c.

1 + 4 + 3

- b) Explain sequential logic synthesis steps. What are the two main approaches of state minimization? 4 + 2
- 6. a) What is PLA? How is PLA different from PAL? 1 + 1
  - b) Design a CMOS NOR-NOR PLA that has a, b and c as inputs and outputs the POS functions : 6

$$f_1 = (a + \overline{b} + c)(\overline{a} + b + c)$$

$$f_2 = (\overline{a} + b + \overline{c})(a + b + c)$$

$$f_3 = (a + \overline{b} + \overline{c})(\overline{a} + \overline{b} + \overline{c})$$

c) Design a MOSFET programmable ROM that contains the following data:

Address	0	1	2	3	4	5	6	7
Data	0100	1111	1010	0001	1011	0111	1110	1001

- 7. a) What are the goals of floor planning? What are the constraints used in floor planning? Differentiate between floor plan and placement. How placement algorithms are classified? 2 + 1 + 2 + 2
  - b) What is partitioning? What are the constraints used in partitioning? How partitioning affects delay? 1 + 1 + 1
  - c) Explain global routing. Why is the routing process divided into two phases?

## CS/M.TECH(ECE-VLSI)/SEM-1/MVLSI-103/2011-12 @

- 8. a) What are the advantages of dynamic logic over static logic? Why dynamic logic cannot be cascaded directly? How domino logic solves the cascading problem of dynamic logic? Implement the logic function f = a.b+c.a using the smallest number of transistors using dynamic logic.
  1+2+2+2
  - b) Implement  $f = a \cdot \overline{b} (c + \overline{d})$  using Pseudo-NMOS logic. 2
  - c) Explain various non-ideal effects of dynamic logic circuits.

=========

40360 4