

Invigilator's Signature :

- 2


- ## GROUP – B

Answer any *three* of the following $3 \times 5 = 15$


- $$F(A, B, C, D) = \sum m(1, 2, 3, 8, 9, 10, 11, 14) + \sum d(7, 15)$$

(Long Answer Type Questions)

7. a) Design a clocked synchronous sequential network whose state diagram is given below :



- [Turn over



8. a) Implement the following Boolean expression using Decoder and extra gate :

$$F(A, B, C, D) = \sum (1, 2, 5, 7, 8, 10, 12, 13).$$
- b) Implement a full adder circuit using minimum number of NOR gates only.
- c) An 8 : 1 MUX has inputs A, B, C connected to select line S_2, S_1, S_0 respectively. The data inputs I_0 to I_7 are connected as $I_1 = I_2 = I_7 = 0$, $I_3 = I_5 = 1$, $I_0 = I_4 = D$, $I_6 = D'$. Determine the Boolean expression of the MUX output. 5 + 5 + 5
9. a) Construct a 4-bit register with parallel load and shift right controls.
- b) Describe the basic principles of Successive Approximation Method for A/D converter. 10 + 5
10. a) Design MOD-8 synchronous DOWN-counter using the D-flip-flops and other required logic gates.
- b) Calculate the propagation delay for a 4-bit synchronous UP-counter when JK flip-flops are connected in series connection and parallel connection. Given propagation delay $t_p(FF)$ equals to 30 nsec and the propagation delay of the gates used in the circuit are 20 nsec (assumed to be equal for all gates). 10 + 5
11. Write short notes on any *three* of the following : 3 × 5
- Tri-state gates in TTL family
 - Data Lock-out in a counter
 - Magnitude comparator
 - Mealy machine and Moore machine
 - Parity generator.

=====