## http://www.makaut.com

### CS/B.TECH/EE/EEE/ICE/ODD SEM/SEM-3/EC(EE)-302/2016-17



# MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code: EC(EE)-302

# DIGITAL ELECTRONIC CIRCUITS

Time Allotted: 3 Hours

Full Marks: 70

The figures in the margin indicate full marks. Candidates are required to give their answers in their own words as far as practicable.

# GROUP - A ( Multiple Choice Type Questions )

- Choose the correct alternatives for any ten of the following:  $10 \times 1 = 10$ 
  - A ring counter is
    - shift register
- synchronous counter
- up-down counter d) none of these.
- Number of flip-flop required for a mod 15 ripple counter is
  - 3 a)

ы 4

c)

- d) 6.
- In AND-OR relation is equivalent to
  - SOP a)

POS

K-map

d) none of these.

Turn over

- The equivalent octal number of hexadecimal iv) number AB2<sub>16</sub> is
  - 6272<sub>8</sub>

5262<sub>8</sub>

5268<sub>8</sub>

- 2562 .
- The output of a two input NAND gate is HIGH if
  - both inputs are LOW
  - one of the input is HIGH and the other one is LOW
  - both inputs are HIGH
  - none of these.
- A 4 bit serial adder requires
  - a half adder
- 4 half adder
- 4 full adder
- a full adder.
- All Boolcan expressions can be implemented with
  - AND gates only a)
  - NOR gates only
  - Combination of AND and OR gates
  - None of these.
- viii) D/A conversion will use an input as
  - hexadecimal number
  - an octal number b)
  - a binary number c)
  - analog wave.
- Which of the following devices allows only one output to be activated at one time?
  - Multiplexer a)
  - Demultiplexer/decoder
  - Encoder c)
  - None of these.

3/30103

http://www.makaut.com

2

http://www.makaut.com

- The main advantage of Schottly TTL logic family is its least
  - a) Power dissipation
  - b) Propagation delay
  - c) Fan-in
  - d) Noise immunity.
- xi) The fastest logic is
  - a) TTL

b) ECL

c) IIL

- d) RTL.
- xii) Asynchronous counter differs from a synchronous counter in
  - a) the mod number
  - the method of clocking
  - c) the type of flip-flop used
  - d) the number of states in a sequence.

#### GROUP - B

## (Short Answer Type Questions)

Answer any three of the following.  $3 \times 5 = 15$ 

- Explain race around condition of J-K flip-flop. Show how this condition can be avoided.
   3 + 2
- 3. What is a BCD code ? What are its advantages and disadvantages ?
  2+3
- Design a 5: 32 decoder using 3: 8 decoder and 2: 4 decoder.
- Write short notes on weighted and non-weighted codes.
- Briefly describe Johnson counter with proper diagram.

3/30103

http://www.makaut.com

3

[ Turn over

CS/B.TECH/EE/EEE/ICE/ODD SEM/SEM-3/EC(EE)-302/2016-17

#### GROUP - C

# (Long Answer Type Questions)

Answer any three of the following.  $3 \times 15 = 45$ 

7. What is ripple counter? Design a presettable 4-Bit up asynchronous counter using J-K F-F. A binary ripple counter is required to count to (16383)<sub>10</sub>. How many F-Fs are required? If the clock frequency is 8-192 MHz, what is the frequency at the output of the MSB?

2 + 7 + 6

- 8. a) Design MOD 10 asynchronous Up/Down counter with *JK* flip-flop.
  - b) Write down the difference between combinational circuit and sequential circuit. 12 + 3
- 9. a) Using k-map method, simplify the following function:

$$F(w, x, y, z) = \sum (1, 3, 4, 5, 6, 7, 9, 12, 13).$$

- b) What do you mean by SOP and POS?
- c) What do you mean by Maxterm and Minterm?
- d) State DeMorgan's theorem. 6+4+2+3
- 10. a) Design the following function using suitable MUX: h:

$$F(A, B, C, D) = \Sigma(1, 3, 4, 11, 12, 13, 14, 15)$$

- b) Design a 16:1 MUX using 4:1 MUX.
- Design full substractor using two half substractor.

5 + 5 + 5

- 11. Write short notes on any three of the following:  $3 \times 5$ 
  - a) Even parity generator and checker
  - b) R-2R ladder type DA converter
  - c) EEPROM
  - d) PLD
  - e) TTL.

3/30103

http://www.makaut.com

4