Name :	A
Roll No. :	As Sharper O'S Associator 2nd Excitated
Invigilator's Signature :	

CS/B.TECH (ECE) (Separate Supple)/SEM-7/EC-702/2011

2011 EDA FOR VLSI DESIGN

Time Allotted: 3 Hours Full Marks: 70

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

GROUP - A (Multiple Choice Type Questions)

1. Choose the correct alternatives for any *ten* of the following:

 $10 \times 1 = 10$

- The logic family which consumes least amount of power is
 - a) RCTL

b) CMOS

c) TTL

- d) none of these
- ii) Currently ASICs have a maximum gate count of about
 - a) 500 000
- b) 20 000

c) 50 000

- d) none of these.
- iii) MPGA is an acronym of
 - a) Mask-Programmable Gate Array
 - b) Minimum Position of Gate Array
 - c) Maximum Position of Gate Array
 - d) Most-Programmable Gate Array.

SS-156 [Turn over

CS/B.TECH (ECE) (Separate Supple)/SEM-7/EC-702

The ASIC function is precisely defined in term of iv) **FPGA** a) b) PAL c) **MPGA** TTL/CMOS SSI and MSI d) A PLA can be used v) as a microprocessor a) b) as a dynamic memory to realise a sequential logic c) to realise a combinational logic. d) The basic length unit λ is about a few vi) a) b) μm nm c) d) μs m. TTL has the following advantage over CMOS vii) lower P_D a) use of transistors alone as circuit element b) c) greater suitability for LSI d) simpler fabrication process. viii) Half-Adder is also known as AND circuit NAND circuit a) b) NOR circuit d) EX-OR circuit. c) ix) A hardware abstraction of the digital system is called architecture body b) entity a)

c)

package body

d)

none of these.



- x) EDA stands for
 - a) Electronic Design Automation
 - b) Electrical Design Automation
 - c) Entity Declaration for Array
 - d) Electronic Digital to Analog Converter.
- xi) Very Large Scale Integration (VLSI)
 - a) refers to a small computer on a chip
 - b) cannot be applied to MOS types
 - c) refers to IC's with complexity below 100 gates
 - d) does not require costly process facilities.
- xii) VHDL has been structured to describe hardware for
 - a) design

b) simulation

c) testing

- d) documentation
- e) All of these.
- xiii) VHDL is formulated in terms of entity and
 - a) component declaration
 - b) component instantiation
 - c) package declaration
 - d) architecture declaration.

CS/B.TECH (ECE) (Separate Supple)/SEM-7/EC-702/20115 xiv) Example of a package is a) std_logic b) std_logic_1164 c) std_ulogic_std_logic_vector

xv) The full form of the DRC is

d)

a) Design Rule Check

std_ulogic_vector.

- b) Data Rule Check
- c) Direct Routing Control
- d) None of these.

GROUP - B

(Short Answer Type Questions)

Answer any *three* of the following. $3 \times 5 = 15$

- a) What are the advantages of VLSI?b) Why do we use the EDA tools for VLSI design?
 - c) What is the LUT?
- 3. a) Sketch a transistor level schematic for a CMOS 2-input XOR gate.

You may assume you have both true and complementary version of the inputs available. 2

	C	S/B.TECH (ECE) (Separate Supple)/SEM-7/E0	3702/2011 Uledh
	b)	Compare Micron layout design rule with La	amda based
		design rule.	3
4.	Brie	efly discuss the ASIC categories and represe	nt it in the
	bloc	ck form.	5
5.	a)	What is VHDL?	2
	b)	Show that the VHDL language can be regard	arded as an
		integrated amalgamation.	3
6.	Wri	te down VHDL code for full-substractor usin	ng the data
	flow	approach and draw the circuit with truth tab	le. 3+1+1
GROUP – C			
		(Long Answer Type Questions)	
		Answer any <i>three</i> of the following.	3 × 15 = 45
7.	a)	Deduce the equations of current of an i	deal NMOS
		transistor.	6
	b)	What is body effect?	2
	c)	Give the flow diagram for the production	of a mask
		layout design.	2
	d)	Sketch stick diagram for CMOS 3-input NAN	ND gate and
		estimate the cell width and height.	5
SS-	156	5	[Turn over

UNIVERSITY OF TECHNOLOGY

CS/B.TECH (ECE) (Separate Supple)/SEM-7/EC-702 8. What is the design unit? a) b) Is mixed style modelling allowed in VHDL? If yes, explain with an example. 1 + 4Write down the difference between concurrent signal c) assignment statement and sequential signal assignment statement. What is delta delay? Give an example 2 + 3d) 5 9. Write down the PAL characteristics. a) Give the flow diagram for the PLD design flow. b) 3 Give the flow diagram for the ASIC design. 3 c) d) What is the advantage of ASIC ? What is the disadvantage of FPGA? 2 + 2What is the main feature of VHDL? 3 10. a) What is the VHDL library? 2 b) Write down VHDL code for Octal-to-Binary Encoder. 5 c)

Write down VHDL code for clocked RS flip-flop and draw

6

5

the waveform.

d)

CS/B.TECH (ECE) (Separate Supple)/SEM-7/EC-702/2011



11. Write short notes on any three of the following:

 $3 \times .$

- a) Simulation of Digital circuits using CAD tools
- b) CPLD
- c) Placement and routing
- d) Process statement
- e) PLA

SS-156