



WEST BENGAL UNIVERSITY OF TECHNOLOGY

EC-402

DIGITAL ELECTRONICS AND INTEGRATED CIRCUITS

Time Allotted: 3 Hours

Full Marks: 70

The questions are of equal value.

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

GROUP A
(Multiple Choice Type Questions)

<http://www.makaut.com>

GROUP B
(Short Answer Type Questions)

Answer any *three* questions.

2. Design a full subtractor circuit using 4:1 Multiplexer. $3 \times 5 = 15$
3. (a) Differentiate combinational logic circuit and sequential logic circuit. $2+3$
 (b) Minimize the following function using K-Map-
 $F(A,B,C,D) = \sum_m(1,3,4,5,9,10,11) + \sum_d(6,8)$ and implement the circuit using basic gates.
4. Draw the circuit of priority encoder. Explain how the problems of a plain encoder are removed in a priority encoder. $2+3$
5. (a) Define the following terms related with Digital IC-
 (i) Propagation Delay
 (ii) Noise Margin
 (iii) Fan In and Fan Out
 (b) Design 2-input NOR gate using MOS. $3+2$
6. (a) Implement full adder circuit using ROM.
 (b) Design Binary to Gray code converter using logic gates. $3+2$

GROUP C
(Long Answer Type Questions)


Answer any *three* questions.

$$3 \times 15 = 45$$

7. (a) Design a circuit using suitable MUX to implement the following function:
 $F(A,B,C,D) = \sum_m(1,3,4,11,12,13,14,15)$
 (b) Design a full subtractor circuit using MUX.
 (c) Perform the conversion from D flip-flop to S-R flip-flop.
8. (a) Design a synchronous decade counter using D flip-flop.
 (b) Design an asynchronous 3 bit up-down counter using JK flip flop which counts up, when external signal M = 1 and counts down when M = 0.

7+8

9. (a) Using D flip-flop design a sequential circuit that implements the following state diagram.



- (b) Realize a 4-bit Johnson counter using JK flip-flops.

- 10.(a) Design a combinational circuit for Excess-3 code to BCD conversion using minimum number of logic gates.
 (b) Describe dual slope A/D converter.

- 11.(a) Mention differences of ROM, RAM, EPROM and EEPROM.
 (b) Discuss the totem pole output configuration of TTL logic family.
 (c) Design a basic 2 input TTL NAND gate and explain its performance.

12. Write short notes on any *three* of the following: 3×5
 (a) Bi-directional shift register
 (b) Priority encoder
 (c) R-2R Ladder type DAC
 (d) Carry look ahead adder
 (e) BCD to 7 segment decoder driver.