Roll N						
			ignature :			
				M-3/CS-303/2010-11		
			COMPUTER ORGANI	ZATION		
Time	Allo	tted	: 3 Hours	Full Marks : 70		
		Th	e figures in the margin indica	ate full marks.		
Can	dida	ites (	are required to give their ans as far as practic GROUP - A ( Multiple Choice Type Q	able.		
	Choo		the correct alternatives for the correct alte	$10\times1=10$		
	y					
		a)	Run-time error b)	Logical errors		
		<b>c</b> )	Syntax error d)	None of these.		
7 <b>i</b>	i)	The	e purpose of ROM in a Computer System is			
		a)	to store constant data requuse	uired for computers own		
		<b>b</b> )	to help reading from memo	ory		
		c)	to store application program	<b>n</b> (		
		d)	to store 0,s in memory.			

3101

[ Turn over

iii)	Wh	Which one does not posses the characteristics of a					
	memory element ?						
	a)	A toggle swith	b) A lamp				
	<b>c</b> )	An AND gate	d) None of t	hese.			
iv)	iv) Data from memory location after fetching is dep						
. **	a)	MAR	b) MBR				
	c)	IR	d) Status Re	egister.			
<b>v</b> )	Ho	How many minimum, NAND gates are required to make					
	a fl	ip-flop?					
	a)	4	b) 3				
	c)	2	d) 5.				
vi)	Vir	tual memory system	llows the employn	nent of			
	a)	More than address	space				
	<b>b</b> )	The full address sp	ıce				
	c)	e) More than hard disk capacity					
	d)	None of these.					
3101		2					

- vii) A system has 48-bit virtual address, 36-bit physical address and 128 MB main memory. How many virtual and physical pages can the address space support?
  - a)  $2^{36}$ ,  $2^{24}$
- b)  $2^{12}$ ,  $2^{36}$
- c) 2<sup>24</sup>, 2<sup>34</sup>
- d)  $2^{34}$ ,  $2^{36}$ .
- viii) A UART is an example of
  - a) serial asynchronous data transmission ship
  - b) PIO
  - c) DMA controller
  - d) none of these.
- ix) A priority interrupt may be accomplished by
  - a) Polling
  - b) Daisy chain
  - c) Parallel method of priority interrupt
  - d) All of these.

3101

3

[ Turn over

- x) Control program memory can be reduced by
  - a) Horizontal format
  - b) Vertical format micro-program
  - c) Hardwired control unit
  - d) None of these.

#### **GROUP - B**

# (Short Answer Type Questions) Answer any three of the following.

 $3 \times 5 = 15$ 

- a) A digital computer has a common bus system for 16 registers of 32-bits each. The bus is constructed with multiplexers.
  - i) How many selection inputs are there in each multiplexer?
  - ii) What size of multiplexers are needed?
  - iii) How many multiplexers are there in the bus?
  - b) Why do most computers have a Common bus system?

3 + 2

3. Draw the logic diagram of a common bus which connects4 registers of 4-bit each using tristate buffers.

3101

4

- 4. What is virtual memory? Why is it called virtual? Write the advantages of virtual memory. 2 + 1 + 2
- 5. What is programmed I/O technique? Why is it not very useful? 3+2
- 6. Draw the block diagram and explain the functionality of micro-programmed control unit.

#### GROUP - C

#### (Long Answer Type Questions)

Answer any three of the following.  $3 \times 15 = 45$ 

- 7. a) Explain the difference between associative & set associative cache mapping technique.
  - b) With the help of following information, determine the size of sub-fields ( in bits ) in the address for Direct mapping. Associative mapping & Set associative mapping:
    - 512 MB main memory & 2 MB cache memory
    - The address space of this processor is 256 MB
    - The block size is 256 bytes
    - There are 16 blocks in a cache set.
  - c) Briefly explain the two write policies, write through and write back for cache design. What are we getting the advantages and disadvantages of both the methods?

4 + 6 + 5

3101

5

Turn over

- 8. a) With the help of suitable diagram, explain the advantage of carry look ahead adder over conventional parallel adder.
  - b) If a CPU has 8-bit data bus & 16-bit address bus draw the connection diagram for this CPU with 4 256\*8 RAM & 1 512\*8 ROM.
  - c) Show the bus connection with a CPU to connect four RAM chips of size 256 × 8-bits each and a ROM chip of 512 × 8-bits size. Assume the CPU has \$-bit data bus and 16-bit address bus. Clearly specify generation of chip select signals.
  - d) What is dirty bit?

5 + 4 + 4 + 2

- 9. a) Explain Booth Multiplication Algorithm for signed 2's complement numbers with proper flow-chart. Illustrate this with an example by multiplying  $(-9) \times (-13)$ .
  - b) Explain destructive read out & non-destructive read out of memory system. (5+5)+5
- 10. a) Explain non-restoring division algorithm and explain the hardwire diagram. Perform the Restoring division operation with 19 divided by 8.
  - b) What is baladies anomaly for page replacement technique? Explain with example. (3+2+5)+5

- 11. a) What are the different types of DMA controllers & how do they differ in their functioning?
  - b) Explain the basic DMA operations for transfer of data between memory & peripherals.
  - c) Differentiate between memory mapped I/O & I/O mapped I/O. 5+5+5

3101