(c) A disk pack has 20 surfaces. Storage area on each surface has an inner diameter of

bits/cm and minimum spacing between tracks is 0.50 mm.

http://www.makaut.com

3252

20 cm and outer diameter of 30 cm. Maximum storage density on any track is 2000

CS-303

CN/B TFCH/CSE/IT/Odd/Sem-3rd/CS-303/2014-15

[Turn over]

(i) What is the storage capacity of the pack?		COMPUTER ORGANIZATION				
(ii) What is the data transfer rate in bytes per second at a rotational speed of 3600 rpm?				•	The state of the s	
(d) Compare between centralized and distributed architecture. Which is the best architecture among them and why?	3		f Htt	Allotted 3 Hours		Full Marks, 70
 9. (a) A cache has 64 KB capacity, 128-Byte lines and is 4-way Set-Associative. The CPU generates 32-bit address for accessing data in the memory. (i) How many Lines and Sets does the cache have? (ii) How many entries are required for tag? (iii) How many bits of tags are required in each entry in the tag array? 	2+2+2			The figu	he questions are of equal value ires in the margin indicate full marks ive their auswers in their own words as far as p	racticable
the tag array?		=	GROUP A			
(b) A hierarchical Cache-Main Memory subsystem has the following specifications:	4+3+2	[t		(Multiple Choice Type Questions)		
(i) Cache Memory Access 1 time 80 ns	41312	:	ı	Answer any ten questions.		10-1 = 10
(ii) Main Memory Access Time 150 ns (iii) Hit ratio of Cache Memory is 0.9		http://www.makaut.com	•	i) The Von-Neumann bottlenec	k is a problem, which occurs due to	
Calculate the following:				(A) small size main memory	Ť	
(a) Average access time of the memory system				(B) speed disparity between CPU and main memory		
(b) Efficiency of the memory system (c) Define addressing mode				(C) high speed CPU	,	
				(D) malfunctioning of any un	it in CPU	
			(i	(ii) The maximum number of additions and subtractions are required for which of the following multiplier numbers in Booth's algorithm		of the
				(A) 01000 1111	(B) 0111 1000	
				(C) 0000 1111	(D) 0101 0101	
			(ii	(iii) To construct an n-line common bus using MUX for k registers of n bits each, the number of MUXs and size of each MUX are		ich, the
				(A) k and nx)	(B) n and 2 ^k	
				(C) n and kx I	(D) k and 2"	
			()	(iv) The associative access mechanism is followed in		
				(A) main memory	(B) cache memory	
				(C) magnetic disk	(D) both (A) and (B)	

1.152

3+5

3252

(v	The users view of memory is supporte	d hy				
	(A) paging (C) both	(B) segmentation (D) none of these				
(vi)	The largest delay in accessing data on disk is due to					
	(A) seek time (C) data transfer time	(B) rotation time (D) none of these				
(vii)	A computer uses words of size 32-bit. (A) may or may not be one byte length (B) must always be fetched in one cycl (C) must always be fetched in two cycl (D) must be of 2 bytes length	e with 2 bytes in the cycle				
(viii)	The CPI value for RISC processor is (A) 1 (C) 3	(B) 2 (D) none of these				
(ix)	In DMA the term cycle stealing means (A) controller gets opportunity to transf (B) CPU releases the bus and DMA con (C) 100 bytes are allowed to be transfer (D) none of these	troller can use endlessly				
	(A) MAR (C) IR	g data needs to be deposited in memory in (B) MBR (D) status register				
	(C) 0 P (he size of (B) CPU (D) none of these				

CS/B.TE	CH/CSE/11/Odd/Sem-310/CS-303/2014-15	
	GROUP B (Short Answer Type Questions)	•
	Answer any three questions.	3×5 = 15
2. (a)	Explain the difference between full associative and direct mapped cache mapping technique.	3
(b)	Explain "write through" and "write back" policies in cache.	2
3.	Explain IEEE single precision formats for representing -10.5.	3+2
4.	Why is DMA mode of data transfer used? What are different types of DMA controllers and how do they differ in their functioning?	2+3
5. (a)	What is virtual memory? Why it's called virtual?	2
	What do you mean by Logical address space and Physical address space?	3
	GROUP C (Long Answer Type Questions)	
	Answer any three questions.	3×15 = 45
6. (a)	Design the bus connection with a CPU to connect four RAM chips of size 256×8 bits each and a ROM chip of 512×8 bit size. Assume that CPU has 8-bit data bus and 16-bit address bus.	9
(b)	Write down difference between Dynamic RAM and Static RAM.	6
7. (a)	What do you mean by memory-mapped I/O and I/O-mapped I/O?	4
	Design and describe a 4-bit ALU and its operations.	4+4
(c)	Explain with diagram the daisy chaining priority interrupts technique.	3
8. (a	What is pipelining? Describe pipeline hazards.	1
(b) What are the advantages of microprogramming control over hardware control?	3
3252	3	[Turn over]

2