CS/B.Tech(CSE)/SEM-3/CS-303/06

3



ENGINEERING & MANAGEMENT EXAMINATIONS, DECEMBER - 2006 COMPUTER ORGANISATION

SEMESTER - 3

Γim	e : 3 F	lours]				[Full Marks: 70				
			Gr	oup -	A					
			(Multiple C	_						
1.	Cho	$10\times1=10$								
	i)	Subt	ractor can be implemented							
		a)	adder	b)	complementer					
		c)	both (a) & (b)	d)	none of these.					
	ii)	Over	flow occurs when							
•		a)	data is out of range							
		b)	data is within range							
		c)	none of these.							
	iii)	Instr	uction cycle is							
		a)	fetch-decode-execution	b)	decode-fetch-execution					
		c)	fetch-execution-decode	d)	none of these.					
	iv)	Cach	ne memory							
	·	a)	increases performance	b)	reduces performance					
		c)	machine cycle increases	d)	none of these.					
	v)		·			• · · · · · · · · · · · · · · · · · · ·				
	v) In microprogramming a) horizontal microinstruction is faster									
		b)								
		c)	hardware control unit is fa							
		d)	none of these.							
	1	-								
	vi)		ciative memory is a							
		a)	very cheap memory							
		b)	pointer addressable memo	_						
		c)	content addressable memo	ory						
		d)	slow memory.			1				

S/B.Tec	h(CS	E)/SEM-3/CS-3	03/06	4	+ 3 = 22 × 31			(Utach)
vii)	The speed of a microprocessor is usually measured by the							
	a)	microprocesso	or's throughpu	ıt	<u>.</u>			
	b)	speed with wl	nich it perform	ns I/I	and O/P	operations		
	c)	time required	to execute a b	oasic i	instruction			
	d)	time required	to process a s	small	operation.			
viii)		For BIOS (Basic Input / Output System) and IOCS (Input / Output Control System), which one of the following is true?						
	a)	BIOS and IOC	S are same					
	b)	BIOS controls	all devices ar	d IO	CS controls	only certain	n devices	
	c) BIOS is not a part of Operating System and IOCS is a part of Operating System							
	d)	BIOS is stored	in ROM and	iocs	is stored i	n RAM.		
ix)		v many RAM ch nory ?	ips of size (2	256 K	× 1 bit)	are required	i to build 1	M Byte
•	a)	8		b)	10			
	c)	24		d)	32.			
χì	Whi	ch logic gate has	s the highest	eneed	9			

Group - B

b)

d)

RTL

TTL.

(Short Answer Questions)

Write short notes on any three.

 $3 \times 5 = 15$

2. Microinstruction

a)

c)

DTL

ECL

- 3. Stack memory
- 4. Pipeline processor
- 5. Virtual memory
- 6. IEEE format for floating point representation.

S/B.Tech(CSE)/SEM-3/CS-303/06

5



Group - C

(Long Answer Questions)

		Answer any three questions. $3 \times 15 = 45$
7.	a)	What are the bottlenecks of the von Neumann concept?
	b)	Discuss the role of the operating system.
	c)	Show the bus connection with a CPU to connect four RAM chips of size 256×8 bits each and a ROM chip of 512×8 bit size. Assume the CPU has 8-bit data bus and 16-bit address bus. Clearly specify generation of chip select signals.
	d)	Briefly explain the two write policies write through and write back for cache design. What are the advantages and disadvantages of both the methods? 5
8.	a)	What is interrupt? What are the differences between vectored and non-vectored interrupt? 1 + 4
	b)	i) Why is refreshing required in Dynamic MOS?
		ii) Define volatile and non-volatile memory. 3
	(c)	How do ALU and CU work? Explain. 3 + 2
9.	a)	What is Bus? How many buses are present in computer? $1+2$
	b)	What is "Dumb" memory?
	c)	What is dirty bit ?
	d)	Draw a block diagram to illustrate the basic organisation of computer system and explain the function of various units.
	e) :	What is input device? How does it differ from output device? 2
10.	a)	Draw the logic diagram and discuss the advantages of a carry look ahead adder over conventional parallel adder. 5
	L)	Discuss with suitable logic diagram the operation of an SRAM cell. 5

What are the different status flags in a processor? Discuss overflow detection. 5

c)

www.makaut.com

CS/B.Tech(CSE)/SEM-3/CS-303/06

6



11.	a)	Explain Booth's Algorithm with flow-chart and suitable example.	8
	b)	Compare Restoring with Non-restoring division algorithms.	2
	c)	Explain sequential circuit and combinational circuit and give two examples.	5
12.	a)	What are the different types of DMA controllers and how do they differ in the functioning?	ir 7
	b)	How does work polling?	3
	c)	What is instruction cycle? Draw time diagram for memory read operation. 1 +	4